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1. Introduction
High speed digital and mocrowave hybrid and monolithic circuits
include various active and passive circuit elements interconnected by sections
of strip and microstrip transmission lines having a wide range of
characteristic impedances. The resulting junctions and discontinuities such
as bends, or a' change in strip width have associated parasitic effects, which
become significant at higher frequencies, and can seriously affect the circuit
performance as shown in [ 1 1 for a GaAs MESFET microwave amplifier. The
trend in new digital electronic systems is toward higher clock frequencies.
When the clock speed reaches into the GHz regime and the rise time drops
below one hundred pico-second(ps), the useful bandwidth required from the
interconnect becomes several GHz or more. When this happens, typical
interconnect dimensions become appreciable fractions of a wavelength, and
the finite propagation velocity of electromagneticeffects can no longer be
ignored.Interconnects must be designed as transmission line, and their
electrical performance needs to be predicted theoretically, and optimized by
the interconnect geometry.
The use of microstrip-like transmission lines or interconnections in
the electronic packaging for high speed digital circuits including VLSI is
widespread,and is increasing with growing interest in high density and high
speed Silicon as well as GaAs based digital integrated circuits.Although2
microstrip lines can be considered as ideal delay elements elements in the
interconnect model, they often have discontinuities, such as a bend or a step
change, as shown in Figure 1. At clock frequencies high enough to be in the
transmission line regime, signals will be reflected by impedance changes in
the region of the discontinuities.These reflections can cause severe signal
distortion and crosstalk resulting in false switching [ 2,3,4 1.
Ifs\bends with different angles II II
CHIP
step
discontinuity
Figure 1, Interconnect discontinuities in electronic packaging such as bends
and steps
From the above description, it is clear that in order to prevent signal
degradation and excess crosstalk noise due to interconnect discontinuities,it
is important to investigate the electrical characteristics of discontinuities. The
purpose of this work is to develop an experimental technique to characterize
the discontinuities from time domain measurements.3
2. Review of Interconnect Discontinuities
A discontinuity is caused by an unexpected change in the cross section
of the strip conductor. Whenever the uniform electric and magnetic field
patterns are redistributed by the discontinuity, there are evanescent fields in
the vicinity of the discontinuity.The effect of this field redistribution can
usually be described by representing it as an excess lumped equivalent
element, involving a capacitor, and an inductor or corresponding additional
transmission lines and lumped elements inserted between sections of
uniform transmission line.
In the past, numerous papers have been published for modelling
various discontinuities based on quasi-static as well as full-wave solution of
the electromagnetic field equations[5,6,7,8,9].The static values of
capacitances associated with discontinuities can be evaluated by finding the
excess charge distribution near the discontinuity, as given by
1
Cex = v Qe ds, (1)
where Cex is the excess capacitance, Qe is the excess charge density which
exists on the region of the discontinuity, and V is the constant interconnect
potential.
Similarly,the inductance can be calculated by evaluating an excess
current density, as given by1
Lex =
IJ
f A Je ds (2)
4
where Lex is the excess inductance, I is the total current, and Je is the excess
current distribution in the discontinuity region.
For the frequency dependent dynamic properties of discontinuities,
frequency domain measurement techniques and field theoretic methods
based on full wave analysis have been developed [10,11,12].In this chapter,
the existing lumped element models for the microstrip discontinuities are
reviewed.5
2.1 Microstrip Bend
A bend discontinuity may be formed by a change in direction of a
microstrip line, a situation often encountered in the circuit layouts or circuit
interconnection as shown in Figure 2-(a).The first equivalent circuit to
model microstrip right angle bends was formulated by Oliner [ 5 1 and is
shown in Figure 2-(b). This equivalent circuit includes a shunt capacitance to
account for the excess charge accumulation at and near the corner, and series
inductances to account for excess circulating currents associated with the
corner region [ 12 1.
The first experimental data for the excess parameter model was
reported by Stephenson and Easter's [ 13 1.An alternative equivalent circuit
replaces the inductors proposed by Oliner with additional lengths of
transmission line, connected in series with the microstrip line on either side
of the discontinuity, as shown in Figure 2-(c).This equivalent length 1E' is
calculated as
Zom
1
and vp =
-VL C Ere
(3)
(4)
where L and C are the inductance and capacitance per unit length. Then
1 Zom
81, = (, )
Lexv p
(5)S
right angle bend
right angle with
chamfered bend
(a) plane view of bends
0
,f7
e = 45111\
135 degree bend
Le. L..
Cex,
1
(b) equivalent circuit (I)
0
6L 8L
Cep
T
(c) equivalent circuit (II)
Figure 2,Bends and equivalent circuits
a
0
6The characteristic impedance of microstrip Zom is given as [ 28 ]
[
(w/h) =
3 .7
Er
6+(27E-6) e-B
Zorn
41+(2h/w)21
2
(6)
B - (
30.66h)0.7528, (7) w
Er
2
+1 _0(/2 (8) Ere + (Er-1) (1 +v-) '(x
x -1 +
log [(w/h)4+(w/52h)2] - log [ (w/h)4+0.432]log[1 + (w/18.1h)3]
,(9)
49 18.7
E - 0.9
y = 0.564(-r)0053,
Er + 3
where Ere is the effective dielectric constant,
v is the velocity of light,
w is the width of conductor,
t is the thickness of conductor,
Er is the dielectric constant of substrate,
and h is the height of substrate.
(10)
7
In practical circuits, microstrip bends are chamfered to compensate for
the excess capacitance.Variable bend angle and the chamfers are also
modelled by the same equivalent circuits as shown in Figure 2.8
2.2 Microstrip Step
The width of microstrip lines is changed in many circuits to change the
impedance levelor when the lineisconnected to pads or other
metallizations. A step discontinuities together within equivalent circuits are
shown in Figures 3-(a), (b) and (c). The field distribution is modified due to
the change in current density from one strip width to the other, and the
scattered fringing fields on the front edge of the wider conductor.
Current compression results in an excess current and hence a series
inductance 'Lex', and the scattered field or the excess charge can be modelled
by a parallel capacitance. For the junction formed by the two different
microstrip width, the total inductance 'Lex' may be separated into inductors
L1 and L2 as follows
Lwi
Li --Lw1 +Lw2Lex ,
LT2 and L2= L-h-wiw2Lex, (12)
and the corresponding extended transmission line length may be written as
/Zomi "V Erel
SLi= Ll /( v ), (13)
/Zom2'NIEre2
and8I, 2 = L2 / ( v
), (14)
Lex
where 05L1 = 812 =Lwi+Lw2 (15)9
;
wl
cI
w2
(a) plane view of a step discontinuity
L1 L2
p--rgi\---ex.
0
I a
(b) equivalent circuit (I)
8L 1 8L2
1cex,
0
I 0
(c) equivalent circuit (II)
Figure 3, Step discontinuity and its equivalent circuits10
2.3 Vias and Pads
In order to handle denser VLSI devices and to improve higher system
performance, the interconnect technologies of the multilayer board(MLB) and
multichip module(MCM) have been developed to meet the increasing wiring
capability requirements for electronic packaging.That is, the interconnect
must have versatility to turn out of one line into another layer when the
channel becomes blocked by a wire already printed there. Therefore, vias are
required at turning points in the interconnection as shown in Figure 4.Vias
are also required for making connections between different layers of a multi-
layer printed circuit board.
(a) Top view
11.1111111
(b) Side view
Figure 4, A physical structure of vias11
In general, the inductance is usually the electrical parameter of interest
to represent the lumped model of vias. Up to present time, all the issues on
the discontinuity model of vias are derived from Maxwell's equation [ 26 1
and static electromagnetic computation [ 27 1.However, the results presented
in these papers treat a via as a vertical conductor or a cylindrical hole, and
only via conductors are assumed to exist without any interaction with track
conductors.It is also noted that the junction effects of vias with track
conductors are not included in this model.
Plated through-holes provide an entry from the terminals of the
components to the interconnection lines, and vias are required at turning
points in the interconnection.Both of them will have a pad to which the
interconnect line is joined as shown in Figure 5. Normally, if the conductor
is a small, plated structure over the ground plane with low current, then it is
treated as a capacitance in the equivalent circuit parameters of electronic
packaging.
w2
Pad
ground plane
Figure 5, The physical structure of pads12
3. Measurement Technique and Parameters Extraction
Although numerical results based on a field theoretic analysis and
experimentalresults are available in the literature for the determination of
excess parameters, these lumped element equivalent circuits do not in
general lead to accurate evaluation of signal delay and distortion, and hence
are not suitable for the electrical simulation of high speed digital circuits.
In recent years, full wave numerical methods have been used to
characterize these elements in thefrequency and time domain [ 8, 14, 15].
The full wave time domain analysis of microstrip discontinuities based on
the transmission line method ( TLM ) has also been reported [ 8 ].Some
experimental work has been reported on the time domain characterization of
small inductance and capacitance discontinuities [9, 16 ].However, these
experimental techniques are not available for distributed interconnect
discontinuities such as microstrip bends and steps.In this section, an
experimental technique based primarily on time domain reflection
measurement is reported.This technique can be used to characterize bend,
step and other discontinuities in strip and microstrip-like transmissions lines.
Before presenting this experimental technique developed in this thesis, a brief
descriptionofthe frequency domain and time domain reflection
measurement technique is given in the following section.13
3.1 Frequency Domain Measurement
Frequency domain methods for accurate measurement of microstrip
discontinuitiesare based on thetechniqueof incorporatingthe
discontinuities in a microstrip resonator and measuring the change in
resonance frequency[11].The resonance method and the associated
modelling techniques represent an important tool for the experimental
characterization of the excess parameters when reliable theoretical data is not
available [ 6,7,16,17 ].
The circuit layout for characterization of right angle bend is shown in
Figure 6-(a); a similar arrangement can be used to calculate the equivalent
circuit parameters of a step discontinuity, as shown in Figure 6-(b).If the
resonators are made with an overall effective length of an even number of
A.
half wavelengths ty, and the arms areequal electrical length, then the
voltage at the corner is zero, and the effect of the shunt capacitance can be
ignored. The resonance calculation is then given as
X
2L1 + 26L + 28Lg = n ( m ) (16)14
H
.(n+0.5)m A/2
= Anrn/2
A.nm/2
(a) right angle bend
(b) step
= Anm/2 = Anm/2
.1= (n+0.5)m A/2
£ (n+0.5)m A/2I £= (n+0.5)m A/2
Figure 6, Circuit lay-out for measuring equivalent circuits15
A.
While for the odd number of half wavelength if' resonance, the presence of a
voltage maximum at the corner causes the corner susceptance B to increase
the electrical length by an amount " 6L' " on either side of the corner, where
jB = 2Yotan((3 8L'), (17)
so that the second equation is given as
B A,m
2L2 + 28L + 2LQ +Xmtan-1(,,z)) = (n + 1) . °n
(18)
As Ere ' and ' Lg I are known from the same measurement technique,
the excess parameters can be determined from the two frequency resonator.
By using the resonance method, a curve fitting equation for the excess
inductance and capacitance has been derived by Jansen et al [ 23 1.These
expressions are widely used for the frequency domain simulation of
microwave circuits, as given by
Cex/pf = 0.001 (h/mm) ((10.35 Cr + 2.5) (w/h)2 + (2.6 Er + 5.64) (w/h)),(19)
andLex/nh = 0.22 (h/mm) (1 - 1.35 exp (-0.8 (w/h)139 ) ), (20)
for the microstrip corner without chamfering, and as
Cex/pf = 0.001 (h/mm) (( 3.93 Er + 0.62) (w/h)2 + (7.6 Er + 3.8 ) (w/h)),(21)
andLex/nh = 0.44 (h/mm) ( 1 - 1.062 exp( -0.177 (w/h)0.947)), (22)
for the 50% chamfered microstrip right-angle bend.16
3.2 Time Domain Reflection Measurement
3.2.1 Transmission Line Characteristics
Time domain reflectrometry ( TDR ) techniques have been applied
widely to characterize transmission line systems [ 16, 18, 19, 20, 21, 22,]. A
typical set up for measuring an unknown characteristic impedance ' ZL ' is
shown in Figure 7.
TDR Unit
oscillscope
pulse
samplin
head
reference
transmission line
Device Under Test
Figure 7, Measurement set up for unknown impedance
The time domain reflection measurements are made by a TDR system,
which involves transmitting a pulse with finite rise time into the test fixture
from a 50 ohm transmission line, and displaying the reflected signal.If the
pulse encounters a discontinuity, the reflection travels back to the sending
point, where it is compared in time, and amplitude with the original signal.17
This ratio is called the voltage reflection coefficientF ', and it is related to
transmission line impedance by the equation,
VrZL 50 F== V iZL+50 (23)
The characteristic impedance of an unknown uniform transmission line is
then given by,
1 + F
ZL = 50
1
(24)
The propagation delay per unit length'tpdcan be calculated by
measuring the round trip propagation time ' Tpdwhich is the time period
between the signal travelling from the beginning point to the end point, or
the propagation time difference between two different length of transmission
line. The effective dielectric constant is given by
Tpdl Tpd25Tpd
tpd 2L (25)
and ere = tpd v (26)18
The measured results for uniform interconnects on a STYCAST model
substrate are compared with the closed form solutions derived by
Hammerstad and Jensen [ 13 1 and are shown in Table ( 1 ).
Table (1) :
Line Width (w), er =12.9,h=0.5"
1" 0.5" 0.25"
Characteristic Impedance :Measurement 31.8 45.6 59.65
(ohm) Calculation 30.9 44.5 59.34
Propagation Delay :Measurement0.25 0.24 0.23
(ns/inch) Calculation 0.252 0.244 0.23719
3.2.2 Multiple Reflections
One of the advantages of TDR measurement techniques is its ability to
handle cases involving more than one discontinuity.These discontinuities
can be a source of error unless distributed multiple reflections are considered
in TDR measurement.In this section, a simple mathematical analysis is
discussed which can be used to estimate the error caused by two cascaded
transmission lines with different characteristic impedances if the multiple
reflections are neglected.A typical TDR test fixture for this multiple
discontinuityisillustrated in Figure 8.The reflection coefficients
corresponding to the two junctions of the transmission line are
Zoi Zo
F1 + Zo '
Zoe Zo
andF2Z02 + Zo
(27)
(28)
The mismatch reflection at junctionagenerates a reflected wave ' Vra
and a transmitted wave' Via ', where
Zoi Zo
(29) Vra = FlVI =Zoi + Zo VI
andVia = (1 + ri) Vi
and the reflection from the second discontinuity is,
Vrb= F2 * (1 + Fl ) * Vi
(30)
(31)TDR
Zo Zol
Via
a
Zo2
Vib
b
(a) multiple discontinuity reflections
Vr1
Vi
base line
(b) reflection observed
Figure 8, Multiple discontinuities measurement
Vr2
2021
However,Vrb ' still is not equal toVr2 1, since a re-reflection occurs
at the first discontinuity.If we just consider the first incident and the first
reflected wave, then the wave that returns to the monitoring point is
Vr2 = ( 1 + I' ) * Vrb
=(1-Fi )*(1+Fi )* 1-2 * vi
= F2 * (1-F12) * Vi,
Zo Zoi
whereF' =F1 Zo + zoi
In fact, the reflection coefficient at the second discontinuity is
Vr2
F2=
( 1-F12)Vi
(32)
(32.1)
(33)
On the TDR scope,F2'"is normally used to determine the reflection
coefficient at the second discontinuity by the following equation
Vr2
F2 = v
The error of second reflection coefficient can then be estimated by
2
Vr2Fi,
81- = F2 -F2'= vi 1-r
2 J
(34)
(35)22
and equation (35) is used to demonstrate the error determined by the factors '
Vr2 and' 1-1 '. After solving ' Zoi ' in terms of ' Vr2 and ' Zoi ', the equation
listed below can be used to adjust the data from TDR measurement
Vr2 = r2 (1- ri
2)
Vi,
where Vi = 1 volt , Zo =50 ohm,
then
200 Zoi + Vr2 (Zoi +50)2
Zo2 = Zoi
[200Zoi - Vr2 (Zoi +50)2
(36)
(37)
Distributed reflections are encountered for the case of the nonuniform
transmission lines.By using time domain reflectrometry (TDR) techniques,
most of the interconnect discontinuities such as bends, steps and T junction,
result in a nonuniform impedance profile in the discontinuity region. This
nonuniform impedance which describes the distributed nature of these
discontinuities in the time domain can can be treated as a cascaded uniform
transmission-lines model.These nonuniform impedance profiles used to
model the discontinuities can be obtained from the TDR measurements by
using basic inverse scattering techniques as shown in the next chapter.23
4. Modeling Procedure
The circuit models used to represent the interconnect discontinuities
are shown in Figure 9.The excess lumped element model has been used for
frequency domain simulation of RF and microwave circuits[10,121.
However, the signal delay due to discontinuity effects is not accurately
modelled by lumped element equivalent circuits.For high speed digital
circuits, this can be significant especially for interconnects having multiple
discontinuities such as bends. In addition, to describe the distributed nature
ofthediscontinuityintime domain, distributedorthe hybrid
lumped/distributed models as shown in Figure 9-(b),(c) may be better for
modelling and accurate simulation of interconnects in high speed digital
circuits and electronic packaging. These distributed models can be obtained
fromeithertime domain electromagnetic computationsor from
experimental data, and can be used fortime domain simulations.The
procedure for deriving these models from the measurement data is presented
in this chapter.24
Lex
0
Cec/2
0T T
(a) lumped element model
0
C/2
0
ZD1Zo2 Zen
(b) distributed model
ZIA Zo2 L Zo3 7o4
C C
0
0
0
(c) lumped/distributed model
0
Figure 9, The equivalent circuit models of interconnect discontinuities25
4.1 Distributed Model Synthesis
For a step input, the characteristic impedance profile for a low
reflection case is given by
Zo(t) =
1 - p(t)
1 + p(t)
(38)
where Zo(t) is the nonuniform impedance profile, and p(t) is the measured
reflection coefficient.For an input waveform having a finite rise time, the
characteristic impedance is readily extracted from the reflected waveform for
this low reflection approximation case. For the general case of the distributed
reflection or multiple discontinuities,an algorithm based on a piecewise
constant impedance profile must be formulated.
Consider an equivalent circuit fora nonuniform transmission line
modelled as a cascade of uniform transmission lines as shown in Figure 9-(b),
where each section of the transmission line is uniform and lossless.
Furthermore, the characteristic impedance and propagation delay time of ith
transmission line are denoted as Zo(i) and Tpd(i), respectively. The voltage
V(x,t) and current I(x,t) down the line is a function of x, the distance from the
initial point.
If an incident voltage Vin(t) propagates along this nonuniform
transmission line,the distributed discontinuities result in multiple
reflections. The reflected voltage at the initial point x=0 can be expressed as
the superposition of all the reflected components as given by,26
n i-1
V(x=0, t) = Vin(t) + Vin(t)pmu(t-2Td0) + Vin(t) /. ([I.Ti,i+1 )
i=1j=0
Ti,i +1
i i-1 n 1-1
po+i ( /.Tj±11i )u(t2 ITdj ){1 +I. Pk+1kE.P11+1n.
j=0 j=0 k=0 '1=k+1 j=k+1
1 1-1 n r-1
Tj j+1 Ti+11i[u(t2I.Tdj)+ I.pm+Lm1. Pr,r+1fl. Tj,j+1
j=k m=0 r=m+1 j=m+1
1 r
Tj+1,j(u(t 2ITdi 2 ITdi )+ )]} (39)
j=k j =m
where
Zo(i+1)Zo(i)
Zo(i+1) + Zo(i)'
Pi+1,i Pi.i+1
2 Zo(i+1)
= Zo(i+1) + Zo(i)= 1 + po+i
2 Zo(i)
Ti+i,i= Zo(i+1) + Zo(i)1 + pi+u
pi+ti , pi.i+i are the backward and forward reflection coefficients at the
junction of ith and i+1th transmission line section, and Ti+Li are the
corresponding transmission coefficients.27
The single summation term includes all the contributions from the
reflections at other discontinuities in the discrete nonuniform transmission
line, and the multiple summation terms represent the contributions of
multiple reflections arriving at the input port.However, it is possible to
generate arbitrary waveforms by employing a cascade of uniform
transmission lines.Two general procedures for finding the nonuniform
impedance profile corresponding to the TDR data are presented at the
following sections. The first procedure is based on layer-peeling method [ 24 ].
The second approach is somewhat similar to the iterative approach where the
algorithm is based on the transfer scattering matrix.28
4.1.1 Impedance Profile Synthesis
The principle of synthesis of discrete transmission lines presented here
is based on the layer-peeling method [ 24,25 ]. The reflected voltage given by
equation(39) represents an arbitrary waveform in terms of a collection of
pulses with short pulse width. These pulses consist of the positive or negative
amplitude which are related to the reflection coefficients of the discrete
nonuniform impedance profile ofinterconnect discontinuities in the time
domain.
Let us first review some basic characteristics of the nonuniform and
lossless transmission line characterized by the local characteristic impedance
Zo(x) and the local propagation constant r.The signal in terms of voltage or
currentpropagating alongthis line can be described by the following
equations,
d2dx2V(x)
= r2 V(x),
and
d2I (x)
Ir-(x) dx2
(44)
(45)
The general equations for current I (x) and voltage V(x) at any point x down
the transmission line can be expressed by29
V(x) = Vi e-rx + Vr e+rx, (46)
Vi Crx Vr ei-rX
andI (x) =Zo(x)Zo(x)' (47)
where Vi e-rx represents a voltage waveform traveling in the positive x
direction, and Vr e+rx represents a voltage waveform propagating in the
negative x direction. So voltage and current along this line can in general be
considered as the sum of two oppositely traveling waveforms at any instant.
Consider the following definitions. The incident parameter a of the ith
uniform transmission line is defined as the normalized incident voltage as
given by
1vi e-rx 1v(x)
a(i)2(/Zo(i))2(IZo(i)
+ jZo(i) I(x) ) ;
the reflected parameter b, is defined as
Alzo(i)I(x) ) ; )2 ( -\/Zo(i) b(i)=21(VAIrZeo+(irx
1V(x)
)
and the parameters a and b are related by the equation
b(i) = S(i) a(i),
(48)
(49)
(50)
where S(i) is called the scattering element or, more commonly, the reflection
coefficientpi...ix30
According to the definitions of a and b, the voltage and current at any
point x along the transmission line can also be described in terms of the
incident parameter a and the reflection parameter b as
v(x) = -\Izo(i) ( a(i) + b(i) )
and I (x)
( a(i)b(i) )
'jZo(i)
(51)
(52)
For a nonuniform transmission line having equal propagation delay
time is shown as Figure 10. A further useful result is obtained by considering
the continuity of voltage and current at the interface of ith transmission line
and i+1th transmission line.
Zo ZOZiZ2 Zi-iZi
a p(i-1,j) bp(i,j)
bp(i-14) ap(i,j)
Zn
Figure 10, A lattice diagram used for the cascaded uniform transmission line
analysis31
The boundary conditions at the jth time step for the oncoming
incident/reflected parameters a n(i+1,j)/b p(i+1,j) and the outgoing
incident/reflected parameters ap(i+1,j)/bn(i+1,j) must satisfy the following
equations
.NIZo(i+1) [ ap(i+1,j) + bp(i+1,j)= [ an(i+1,j) + bn(i+1,j) (53)
and
1
, [ ap(i+14)bp(i+1,j)
1
[ an(i+1,j) - bn(i +1,j) ] (54)
AjZo(i+1) y`Zo(i)
where an(i+1,j) = ap(i,j) *D , (55)
bn(i+1,j) = bp(i,j) * D-1 (56)
D f(t) = f(t - Td): is the time delay operator, (57)
D-lf(t)= f(t +Td) : is time advance operator. (58)
Equations (53) and (54) can be rewritten for the incident and reflected
parameters as
ap(i+1,j) =NIZo(i)
VZo(i+1)
[ an(i+14) + bn(i+1,j)-bp(i +1,j)
bp(i+14) =-\1Zo(i+1)[an i +1+ bn(i+i,j) ] + ap(i+1,j)
-\IZo(i)
(59)
(60)32
New equations which are useful for the iterative process are given by and
formed from equations (53) and (54) as
ap+1,).{
IZo(i)IZo(i +1)
an0+14)+1r
Zo(i)JZo(i +1)
bn(i+1,j)
qZ0(i+i) Zo(i) NZo(i+i):)
and
= (1-Pi.i+i)1/2 an(i +1,j)Pi.i+i(1-13i.14.1)1/2 bn(i+1A) (61)
+-4Zo(i+1) .NIZo(i):\IZo(i+1)
bp(i+1,j) , lan(i+1,j)+[-\IZ°(i) bn(i+1,j)
JZo(i +1) -\1Zo(i+1)
= (1-pi.i+1)1/2an(i+14)(1-pi.i+1)1/2 bn(i+1,j). (62)
The process of iterative computation for the recovery of the
nonuniform impedance profile is based on equations (48)- (58), (61) and (62).
The reflection coefficients of the first section at each time step of 2Td is
determined in terms of the reflected voltage at the reference point and the
amplitude of the input voltage as a function of time.By successively
computing the reflection coefficients and peeling off the associated section,
the characteristic impedance Zo(i) for i=1,2,3,n can be recovered from
The algorithm, which is used forstep or ramp input waveform is
given below.33
.Step (1) :.input the reference voltage and the reflected voltage measured
by TDR at the initial point
case(i):step input - The rise time of the pulse is smaller than
thepropagation delayof the distributed transmission line
section ( Tpd).
.input source
Vin
an(1,1)
-1Zo(0)
an(1,i) = 0 for i= 2,3,n( let Zo(0) = Zo )
where Vin is the amplitude of input voltage
(63)
(64)
.the reflected voltage is discrete at every time step 2Td,
bn(1,i)
Vin - Vr(0,i*2Td)
for i =2,3,n (65)
-\IZo(0)
case(ii):ramp input - The rise time ( Tr ) of the pulse is not
much small then the propagation delay of the distributed
transmission line section ( Tpd ). A lattice diagram is shown in
Figure 11.34
an(1,1)
an(1,2)
an(1,3)
a n(1,k)
bn(1,m+
zoi Zo Zo Zo Zom zo(0) Zo(1)
1 1
The*
Zo(n+1)
Figure 11, A lattice diagram used for the discrete input source ( Tr > Tpd)
.partition the rising edge of input voltage into k intervals
with equal time step 2Td,
an(Li) -
Vin(O,i *2Td)
,for i1,2,3,....,k ( k*2Td=Tr )(66)
.\/Zo(0)
an(1,i) = 0 ,for i = k +1, n (67)
.let the round trip delay time from measured point
(initial point) tothe region of the discontinuity at least
over m*2Td (m>k)
bn(1,i) = 0 for i = 1,2,3, (68)
bn(1,i)-
Vin Vr(0,i *2Td)
-VsZo(0)
for i = m +1, n(69)Step (2):. determine the reflection coefficient
an(i,1)
Pi-1,ibn(i,l)
Step (3):. recover the characteristic impedance
35
(70)
Zo(i) = Zo(i-1)
1 +
(71)
Step (4):. calculate the incident and reflected parameters of next section
L
10
o DJ
[ ap(i+i,j)
Lbp(i,j)
(1 -pi.i+i).1 /2
D 0 -1
Pi.i+i (1-Pii+1)1/2L °1 J
ap(i4)
Lbp(i+1,j)J
(72)
Step (5):. the index of (i,j) is noted at the position i and instant time j as the
following expressions
ap(1+1,i) = ap ( X= (i+1) 8x + E, t = (i +1) + 2 (j-1) Tpd ),(73)
and bn(i,j+1) = bn(x= (i) 8x - E, t = (1) + 2 (j) Tpd ). (74)
for i = i+1, (i=1,2,3n), then back to step (2).36
4.1.2 Synthesis Procedure Based on the Transfer Scattering Matrix
In this section, we will extend the concepts ofthe scattering matrix
discussed in the last section to develop a computer algorithm for arbitrary
waveform synthesis.The algorithm then is used for the modelling of
interconnect discontinuities.
0
ai
b
0
512
S21 S22
Figure 12, Scattering parameter of a two port network
0
a2
b2
0
For the two port network shown in Figure 12, the scattering matrixS
is defined to relate the incident and reflected parameters at input and output
ports as
b1 S11Sit i[ al
b2L S21 S22 JLa2
(75)37
Elements along the main diagonal of the scattering matrix are reflection
coefficients, and the off-diagonal elements are transmission coefficients.
From the definition, the incident and reflected parameters of the input port
can be expressed in terms of the incident and reflected parameters of the
output port as,
ab11
= [ Ta2
Lb2 J'
Tii Ti2 1
where the matrix [ T =[T21 T22 j
1-Det I S I
L-S22
S11
1
(76)
(77) S21
is defined as the transfer scattering matrix of the two port network.
Next, let us derive the expressions for the overall transfer matrix of
nonuniform transmission line which is modelled as the stepped impedance
line.At the interface of i-lth and ith section as shown in Figure 13, the
transfer scattering matrix is given by
(i)T 2(i)[ ap(i) 1 bn(i) 1
(1)
[ Tii 1
anci) T21T220) bp(i)
(78)
In addition, the incident and reflected wave propagate along the uniform
transmission line as,
an(i+1) = bp(i) e-rx, (79)
andbn(i+1) e-rx= ap(i), (80)ap(i) _op,
by(i) 44---
N
-4 an(i+1)
--Nobrk(i+1)
[
ap0+11 0 -
by a +11 -4
h
38
Figure 13, Incident and reflection parameters in a cascaded uniform
transmission line
For the case of lossless transmission line with the propagation delay
time Tpd, equation(79) and (80) can then be rearranged in matrix form as
1p(i) 1[ e-r" 0iFbn(i +1)1
L bp(i)i Loe+rx Lan i +1 _1
e-sTpd .
1bn(i +1) 1
0 an(i+i) i '
where rx = jfix = j co (x ) = s TpdI ,and Tpd =(x). vp vp
(81)39
With these equations, we can derive a new matrix form relating the input
incident and reflected parameters of any sections to that of the adjoining
section by
[bn(i)[ Tii(i)(s)T12(1)(s)1 bn(i+1) 1
ano) T210)(s) T220)(0 Lan(i+1)
bn(i+1) 1
= [ T(i) ] [ D(s)an(i+1)J
[
where [ T(i) ] =
and [ D(s) ]=[
111(i)T12(1)
(i)T22(')
- 22
e-sTpd 0
0 e+sTpdI
(82)
(83)
(84)
Since the total transfer scattering matrix [T(s)]n of the discrete
nonuniform transmission is given by the product of the transferscattering
matrices of n uniform transmission line, it can be expressed as
r bn(1)
= [T(1)] [D(s)] [T(2)] [D(s)] [T(n-1)] [D(s)] [T(n)]an(n) an(1) bn(n)
[T(s)]n[ an(n)
bn(n)
where the total transfer scattering matrix is
Tii(s)n T12(s)n
[T(s)]n =[T21(s)n T22(s)n
(85)
(86)40
For a lossless two port network, the transfer scattering elements must have
the following properties( See Appendix (A.1).),
Tii(s)n = T22(s *)n (87)
andT12(s)n= "r21(s *)n. (88)
Now let us consider the total transfer scattering matrix.
[T(s)]n = [T(1)] [D(s)] [T(2)] [D(s)] [T(n-1)] [D(s)] [T(n)]
= [T(1)] [D(s)] [T(s)]n-1
= [T(1)] [D(s)] [T(2)] [D(s)] [T(s)]n -2
= [T(1)] [D(s)] [T(2)] [D(s)] [T(n -1)] [D(s)] [T(n)] 1. (89)
According to the above expressions, an equation can then be found to relate
the local transfer scattering matrix [T(i)] and the global transfer scattering
matrix [T(s)]i.This is given by
[T(S)]n= [T(1)] [D(s)][T(s)]n-1
[T(Mn-1= [T(2)] [D(s)][T(S)]n-2
[T(s)]n -i = [T(i)] [D(s)] [T(S)]n-(i+1)
(90)
(91)
(92)41
By rearranging equation (92), we can obtain the iterative equation which is
suitable for computer programming
[T(0]1,-(i+1)= [T(1)][D(s)][T(s)]6-(i). (93)
As we have discussed in the last section, the local transfer scattering
matrix [T(i)] and its inverse can be obtained from equations (53) and (54).It is
noted that both of the matrices are constant coefficient matrices as given by,
['MA(1-pid+i)-1 /2
Pi.i+1
1
and[T(i)] -1= [
1
(94)
(95)
Also, the upper and lower diagonal elements of the matrix [ D(s) ] are defined
by
[D(s)]
e-sTpd
0 e+sTpd
=
Ds01
0Ds-1- (96)
where the delay and advance operators can be related to the Laplace transform
of the time delay and advance operator as
DsF(s) = L [ D f(t) ] = L [ f(t - Tpd) ], (97)
andDs-1F(s)= Ds*F(s) = L [ D-1f(t) ]= L [ f(t + Tpd) ] . (98)42
With these definitions in mind, we can express the elements of the global
transfer scattering matrix in terms of a polynomial function of the delay
operators Ds. For example, T12(s)n and T22(s)n are expressed by
and
=
-s(n-1)Tpd -s(n-3)Tpd+ -s(n-5)Tpd
T12(s)n
+a(n_5)es(n-5)Tpd s(n-1)p s(n-3)Tpd ckn_3)e + a(n_i)eTd
,
= Ds(n-1)+ a(n..3)Ds(n-3)+ a(n_5)Ds(n-5)+
+a(n-5)Ds-(11-5)+ a(n-3)Ds-(11-3)+ a(n-1)Ds
(n-1)
= T12(Ds)n (99)
T22(s)n = /3(n-1)e
s(n-1)Tpdp(n_3)e-s(n-3)Tpdf3(n_5)e-s(n-5)Tpd
+6(.1_5)es(n-5)Tpd6(n_3)es(n-3)Tpd+ 6(n-1
)es(n-1)Tpd
= 13(n-1)
Ds(n-1)+ p(n_3)Ds(n-3)+ p(n_5)Ds(n-5)+
-1-b(n_5)Ds-(n-5)+6(n -3 )DsDs 3)(n-3)+ 6(n-1)Ds
= T22 (D s)n.
(n-1)
(100)
From equation (78),the total reflection function of the discrete transmission
line can be obtained in terms of the ratio of T12(s)n and T22(s)n by
bn(1) T12(s)n
F(Ds)=
an(1)Ian(n)=0T22(s)n
=
Ds(n-1)+
(n-3)
D
s
(n-3)±
a(n-1)P-'s-(11-1)
P(n-1)
Ds(n-1)+ p(n..3)Ds(n-3)+
+ 6(n-1)D s-
(n-1) (101)43
The total reflection function is a rational function of the delay operator
Ds.Furthermore, if the reflection function l- (Ds)n is a known rational
function in which both numerator and denominator can be expressed by the
polynomial function of the delay operator,
r(Ds)n -
B(n) Ds(n-1)+ B(n_1)Ds(n-3)+.... +Bops-(11-1)
Ds(n-1)+ a,
"-V1-1)Ds(n-3)+ +AG)Ds-(11-1)
(102)
Once the reflection coefficient p12 at the first interface is given, the reflection
coefficients at any stages of the cascaded uniform transmission line can then
be obtained by finding the global reflection functions r(Ds)i and following by
assuming the propagation delay time Tpd to became large or approach to
infinity. Thus, the reflection coefficients can be given by
o)
P12al)r(Ds)n Ias Tpd - infinite ' ---(
iB (1)
n-,1 ,for i=1,2,...,n-1. Pi,i+i =i r(Ds 1)Ias Tpd - infinite
)C -
A (1)
(103)
(104)
It is noted that Bi(1) and Aim are the lowest order coefficients of the
polynomial function for the numerator and denominator of the global
reflection function r(Ds)n..(i_i) Alsor(Ds)n_(i-i)is defined by the total
reflection function c(Ds)nvia (i-1) times transformation.44
So far, the synthesis of a cascaded uniform transmission line structure
based on the method of the transfer scattering matrix has been described.
Now, a computer algorithm is presented for the realization of distributed
network.Let us assume that the reflection voltage of the discrete
nonuniform transmission line is given by TDR measurements. An iterative
procedure can then be applied to obtain the characteristic impedances of the
discrete nonuniform transmission line as follows,
Step (1): Choose the reference voltage Vin and impedance Zin. Let the
characteristic impedance of the first stage transmission line match
the reference impedance.
:Obtain the total transfer scattering matrix [T(Ds)]n from the
reflected voltage measured by TDR at the initial point.In a similar
procedure for the layer-peeling algorithm discussed at the last
section, two cases are described as follows,
Case(i) : the step input response -
VA
(a). Vin(t) = VA u(t),and Vin(s) = (105)
where VA is the amplitude of input voltage.
(b). The reflected voltage is discrete for every 2Td time step and
is given by,
Vr(t) = B(1) u(t) + B(2) u(t- 2Tpd) ....+ B(i) u(t - i*2Tpd) +..., (106)45
Taking the Laplace transform, Vr(t) can be expressed in the s
domain as
(- s*2Tpd) (- s*i*2Tpd)
B(1) + B(2) e + B(i) e
Vr(s) .(107)
(c). According to equation (78), the total reflection function is
(- s*2Tpd) ( s*i*2Tpd)
B(1) + B(2) e + B(i) e
F(Ds)n=
+...
e(- s*i*2Tpd) A(1) + A(2) ee-s*2Tpd)
B(1)+ B(2Ds(2) ) +BwDs(ri)+..
A(1) +A(2)Ds(2).. + 2(i)Ds(2 *i)+..
where 91(1) = VA,2(i) = 0 for i= 2,3, n ,
andB(i) = VA - Vr(i*2Td) for i=0,1,2,3, ..n.
(108)
(109)
(110)
(d). Consider the definition of the total reflection function from
equation (101). Define
T12(Ds)n = B(1)+ B(2)Ds(2)... + B(i)Ds(ri)±.., (111)
and T22(Ds)nA(1) + 2(2)Ds(2).. + 2(1)Ds(2*1)+... (112)46
By applying the properties of the transfer scattering matrix given
in equations(87) and (88), the total transfer scattering matrix can
then be obtained in terms of the measured data as
T22(Ds.on T12(Ds)n i
[T(DsAn=[T12(Ds*)n T22(Ds)n J
(113)
where the conjugate of the delay operator Ds* is Ds-1. (114)
Case(ii): for the ramp input response -
(a). Subdividing the rising edge of input voltage into k intervals
with equal time step 2Td, we have
A(i) = Vin(i *2Td),for i = 1,2,3,....,k ( k*2Td=Tr ) (115)
A(i) = 0 ,for i = k+1 n (116)
(b). Let the round trip delay time from measured point (initial
point) tothe region of the discontinuity at least subdivided by
m*2Td (m>k)
B(i) = 0 for i = 1,2,3,, m (117)
andB(i) = VA - Vr(i*2Td),for i = m+1,, n (118)47
Step (2):. Given a known initial condition p12, compute the global transfer
scattering matrix [T(Ds)]n4i) by an iterative structure as given by,
FT22(Ds*)n-(i) Ti2(Don-(i)
LT12(Ds*)n_(i) T22(Ds)n_(i)]=
(1-Pi.i+1)-1/2[-pi.i±iDs-
Ds
1
-pi.i+iDs
Ds-1
[T 22 (Ds * )n - ( i - 1) T1 2 ( D s) n - ( i-1 )
T 1 2 (Ds *) n- ( i - 1)T22(Ds)n-(i-1)1
(119)
Step (3):. Successively obtain the reflection coefficients from the global
reflection functions F(Ds)n_(i)Recover the characteristic
impedance for every stage transmission lines as
the reflection coefficient given by po+1 = (120)
1 + pi
the characteristic impedance given by Zo(i+1) = Zo(i) .(121)
1Pi.i-o
Return to step(2) for i = 2,3,,n ,48
4.3 Hybrid Lumped/Distributed Model
A lossless discontinuity can in general be represented by a cascaded
ideal stepped impedance transmission line structure where the number of
sections depends on the complexity of the TDR waveform. As the number of
sections become large, the simulation of the interconnect on programs like
SPICE becomes time consuming and the alternate hybrid model consisting of
lumped as well as distributed elements may be more compatible with these
simulate tools.The building blocks for this model are delay elements
augmented with inductances and capacitances. Their time domain response
is disscusived in this section.49
4.3.1 Inductive Discontinuity
In this section, the time domain response of the building block with an
inductive discontinuityis presented.The network model of inductive
discontinuity consisting of a series inductor and two uniform transmission
lines is shown in Figure 14. The transfer scattering matrix is used to derive
an characteristic equation to extract the series inductance. This characteristic
equation can also be applied to characterize discontinuities like vias where
the inductance accounts for the via and the transmission lines are used to
account for the characteristic impedances of the track in different layers.
Zo T Zol
Figure 14, Lumped model of vias
0
Now, let us consider the scattering matrix of the network model. The
matrixelements of any two port network can be given as ( See Appendix
(A.2).),S11(sL + Zol) + Zo'
(sL + Zol) Zo
(sL + Zo) Zol
S22(sL + Zo ) + Zo1'
2 .\IZo1 Zo
S21sL + Zo + Zol'
2 -qZol Zo
andS12sL + Zo + Zol
50
(122)
(123)
(124)
(125)
On the basis of our discussion and the definition of the transfer scattering
matrix in Section 4.1.2, we see that the total transfer scattering matrix of such
a network can be obtained by the product of the transfer scattering matrix for
the individual component of the network as given by
r Tii(s) T12(s)
LTi2(s) T22(s)
10 1
L o1 j
[ [ e-sTPd 0
e+sTpd
1- Det I S I
L-S22
S11
1 S21
1- Det I S Ie-sTPdsii e-sTpd
S21
-S22 e+sTpd e+sTpd
(126)
In view of the above expression and the definition of the reflection
function given by equation (101), we arethen able to write the total reflection
function of the input port for such a network asZo1 - Zo
T12(s) s L -s2Tp
S +
d r(s)
T22(s) Zo1 + Zo
p
51
(127)
With the reflection function thus obtained, we may invoke the theory of the
Laplace transform for the various input excitation in the time domain. For
the case of a ramp input Vin(t) with a slope (
VA
), the reflection voltage is
represented as
Zo1 Zo
s+ L
Vr(s) = ( ) e-s2Tpd Vin(s), Zol + Zo s+
where Vin(s) = L [ Vin(t)= L
VA
)tu(t) - (
VA
)(t - T)u(t T)
A
=
V(1-e-s2T),
Ts
(128)
(129)
and s is the complex variable used to define the Laplace transform.
Further, by applying the inverse Laplace transform, the reflection voltage is
obtained as ( See Appendix (A.3). )
2NL, t - 2Tpd29t,-
1
(t - 2Tpd)
Vr(t) = VA u(t - 2Tpd) Kr+1 )+1-1`) T)-(r--7-1)e
2NL, t 2Tpd T 2NL 1
T [+ 1)+ T )r+1)e
(t - 2Tpd T)
] VA U(t 2Tpd - T)
(130)
where the impedance ratio is
rZo' ZO (131)the reflection coefficient for the impedance mismatch as
r -1
FO =r +1 '
and the normalized inductance as given by,
L
91."Zo T (r + 1)
52
(132)
(133)
For a typical case, L = 0.5 nH, VA = 1V and T = 50ps with various
impedance ratios r = 0.8, 1.0, 1.2, 1.4 , the reflection voltage is then plotted as
shown in Figure 15.
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Figure 15, Reflection voltage due to vias with different impedance ratio
x 1 0 1°53
From equation (130) and the reflection plot, we can conclude that
1)if the maximum reflection voltage caused by the inductive
discontinuity is larger than the reflected voltage of impedance
mismatch without the inductive discontinuity, then the value of
inductance can be extracted from the measured data.
2) if Zo1 is not less than the reference impedance Zo, then the
maximum reflection voltage is occurred at 2Tpd + T.
Now, let us consider the reflection voltage measured at 2Tpd + T.
According to the equation (130), the amplitude Vr can be expressed as given
by
1 294.,-- Vr = VA [(r+1)+FC"(r+i)e NI'i. (134)
Moreover, if the reflection coefficient of the inductive discontinuity at that
time is defined by
Vr
FLVA ' (135)
then we can rewrite the equation (134) as
r+
AF(
1
)NL, [ 1-exp(--1) ] (136)
where we define Al- as the variation is the reflection coefficient as
AF = I-L - ro. (137)54
As we have assumed, if the inductance is extractable from the
measured reflection voltage, then Ar must be positive. Now, in order to
obtain the inductance, a reasonable solution must be found from equation (
136 ).
Given the measurable data DI' and r, equation (136) can be rewritten
as,
f(N1-)=N1-(1-exP(1))-Ar(r+21)-0, (138)
where 1F(
r +1
) > 0 and Ni, > 0. By examining equation(138) as NL
respectively approaches to 0 or infinity, we obtain the following results as,
1
OM fit, approaches 0, then M., ( 1- e NL ) approaches 0.
(2)if NL approaches infinity, then we let
g( gT-1_, ) =--f ( 1- exp(--
1
)),
1 1
-g71,
and Lim g
1
I =Limg(x)I
x > 0
(139)
=Lim1-exp(-x) (140) x
Ix -> 0 155
The function f() is monotonically increasing from - AF(
r+1
) to 1-
r+1 AF( 2 ).Therefore, the solution of equation ( 136) can be uniquely found.
By applying a quick approximate method to determine the root of the
function, a computer algorithm based on Newton's Method is used to
calculate the inductance as shown below,
Step(1) : Given the measured data Zo, VA, Z01, FL,ro, T ( rise time tr = 0.8 T )
and an estimated value NI,.
Step(2) : Compute f( ) and f'( ),
iff( gd,(i) ) and f( 90..(i) ) are not equal to 0,
\ nal\f(91-(i)) setNL(i+1) = f(NL(0)
until I NL(i) I< tolerance value,
save NL(i+1) .
Step(3) : Calculate the value of inductance as given by
(141)
L = NL(i+1) (r +1) Zo T. (142)56
4.3.2 Capacitive Discontinuity
In this section, we deal with the time domain response of the building
block with a capacitive discontinuity. The equivalent circuit model is
composed of a shunt capacitance with two cascade uniform transmission
lines as shown in Figure 16.
Zo Zol
T1
0
I 0
--7
Figure 16, Lumped model of pads
The procedure for extracting the capacitance value from the measured
waveform is similar to the one used for extracting the series inductance. This
procedure can also be used to characterize many capacitive discontinuities
such as pads in electronic packaging.
On the basis of the transfer scattering matrix, the reflection function of
the input port is represented by, ( See Appendix (A.4) )Yo1 - Yo
T12(s) s + C ) e-s2Tpd r(s)
(Yo1 + Yo T22(s) s+
1
where the admittance Yo1Zo1 '
1
the admittance Yo =Zo '
and the capacitance C is the lumped model of the pad.
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(143)
(144)
(145)
Given the ramp input excitation as described in the last section, the
reflection voltage can be obtained via the inverse Laplace transform by
2
1
Nc t -
Vr(t) =[ (q+1)+ PO (
Tpd
)(q +1) )e-T Nc
(t - 2T d)
1 VA U(t - 2Tpd)
2Nc
4- [ (q + 1 )1- P
t - 2Tpd T29c-
1
(t - 2Tpd T)
1 VA U(t - 2Tpd T) T )(q+1)eT Nc
(146)
where the admittance ratio
Yo1
q= Yo'
the reflection coefficient for the admittance mismatch as
q -1
Poq +1 '
and the normalized capacitance is defined by,
C
NcYo T (q + 1)
(147)
(148)
(149)For a typical case
admittance ratios q = 0.8
shown in Figure 17.
58
,C = 0.5 pf,VA =1v and T = 50ps with various
,1.0, 1.2, 1.4,the reflected voltage is then plotted as
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Figure 17, Reflection voltage due to a pad with different impedance ratio
x10""59
Next, let us denote the reflection coefficient measured at time 2Tpd + T
Vr
by pc = .By examining equation( 146 ) at time 2Tpd + T, a simple formula
which used to calculate the normalized capacitance is given by
T 1
Ep (
L 1
) =[ exp(-)- 1 ] (150)
where
Ep=Pc + Po (151)
Further, the value of capacitance can be recovered from the normalized
capacitance by solving equation( 150) .
In the work we have described so far, we have shown two simple cases
for synthesizing hybrid lumped/distributed network by measuring the
reflection voltage in the time domain.At this point, we note that by
combiningcapacitive and inductive discontinuity models with uniform
transmission line models, itis possible to synthesize arbitrary TDR
waveforms in the time domain.60
4.4 Excess Parameter Lumped Element Model
The method presented in this section is used to extract the excess
inductances and capacitances associated with the discontinuities.It is derived
from the time domain characteristics of microstrip discontinuities obtained
from the reflection measurements in the quasi-TEM approximation.It is
further assumed that the transmission line behavior islossless or low-loss
atall frequencies.If the characteristic impedance is known from
measurements and the propagation delay of the signal is measured or
computed, these parameters can be related to an uniform interconnect
inductance and capacitance by
L=Zo*T dP'
Zo and C =.-1-. . 1 dP
(152)
(153)
For the case of nonuniform test line orif discontinuities exist in the
test line, the waveforms measured by TDR are not uniform and show
discontinuities. The total inductance and capacitance can then be estimated
by examining the subinterval within the measured waveform corresponding
to the discontinuity, and using the following expressions
tb n
1 L.-i .1 Zo(t) dt = i 2 Zoi St,
to i = 0
tb n
1 1 1 SU
and C=2 5(Zo(t)),) dt = 2./ (Tc,-i )
to i =0
)
(154)
(155)61
where Zoi is the characteristic impedance for the time subinterval, and ti is
the ith time subinterval, and [ta, tip) is the round trip propagation delay time.
As indicated above the integrals are evaluated by subdividing the
interval from'tato ' tb' with an appropriate number of subintervals, and
applying a simple procedure, such as Simpson's rule or the trapezoidal rule,
ti+1
f(ti) + f(ti+1)
the trapezoidal rule :j f(t) dt 2
ti
Simpson's 1/3 rule :
ti+2
f(t) dt = g [ f(ti) + 44+1) + f(ti+2)
ti
4.4.1 Case (1): Excess Parameters For A Microstrip Bend
(156)
(157)
Consider the microstrip having the bend shown in Figure 18.The test
fixture for this case was made on scaled STYCAST substrate having a
dielectric constant Cr = 12.9.In order to exclude the SMA connector-to-
microstrip transient in the integration and extract the discontinuity excess
parameters, a reference line having the same length as the test line was used.
These excess inductance and excess capacitance are then given by
Lex = Lb Lbeq
and Cex = Cb Cbeq
(158)
(159)62
ground plans
Figure 18, Test fixture used for characterizing a bend by TDR63
where Lex is the excess inductance,
Cex is the excess capacitance,
Lb is the total bend inductance,
Cb is the total bend capacitance,
Lbeq is the inductance of the corresponding values of a straight strip
having the length Leq = L- w,
and Cbeq is the capacitance of the corresponding values of a straight strip
having the length Leq =L - w.
In Figure 19, twoTDR waveforms, representing a reference line, and a
microstrip bend in the time domain are shown. The Figure illustrates the
distributed nature of the discontinuity for the microstrip bend. The
redistributed current and charge effectively results in a nonuniform line, and
hence the equivalent characteristic impedance is a function of position or
time.At a sufficiently large distance from the nonuniform discontinuity
region, the current distribution corresponds to an infinite uniform line with
constant characteristic impedance. The propagation delay in the bend is not
the same as the corresponding straight line. In most interconnect bends, it is
found that the propagation delay time of a microstrip with a bend is larger
than the corresponding straight line.64
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Figure 19,Measured waveforms for a bend and a reference line65
The excess inductance and capacitance for the bend then are given by,
tb
1 (tb-ta)-St
Lex =jZo(t) dtZo [ J
to
(160)
tb
1 1 1(tb-ta)-St
and Cex =2f(Zo(t)) dt(Zo)12 '
to
(161)
where St is the time difference in propagation delay between the bend and
the reference line having the same length.
The above equations can be used to calculate the excess parameters of
any bend discontinuity including the arbitrary angled bends and chamfered
bends.
4.4.2 Case (2): Excess Parameters For A Microstrip Step
A similar method was applied to extract the excess inductance and
excess capacitance for the microstrip step discontinuities. The test fixture of
the asymmetrical discontinuity structure is shown in Figure 20.Two
reference lines are now required for disembedding and evaluating the excess
parameters, and the equations used to determine these excess parameters are
then given by,66
reference
stop
mkrostrip
ground 014,10
Figure 20, Test fixture used for characterizing step discontinuitiesLex = ( Lwl-w2 + Lw2-w1 )( Zo2 tpd2 + Zo1 tpdi ) L ,
tpd2tpdi
and Cex = ( Cw1-w2 + Cw2-wl )(Zo2 + Zo1) L,
where
Lw1_w2 : total inductance of the step line when w1 is followed by w2,
Lw2_w1 : total inductance of the step line when w2 is followed by w1,
Cwi_w2 : total capacitance of the step line when wl is followed by w2,
Cw2_14,1 : total capacitance of the step line when w12 is followed by w1,
Zo1: characteristic impedance of reference line 1,
Zo2 : characteristic impedance of reference line 2,
tpd1 : propagation delay per unit for line 1,
tpd2 : propagation delay per unit for line 2,
L: total length of line.
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(162)
(163)
Waveforms obtained with a TDR for two reference lines and two step-
type microstrip lines are shown in Figure 21.68
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Figure 21, Measured waveforms for step and reference linesThe excess inductance and capacitance are given by
tb tb
1 f 1,
LeX=-2-1[ZOi(t)dt + iZo2(t)dt j-
ta to
rZoi+Z02, r_tb-ta Zo2 St2Zoi Eti 1
L2 I L2 3 [2 2
(164)
tb
1i
tb
and Cex =2t2kZ01(trtZ02(trit
t a to
1r 1 1tb -ta St2 8t1
2 LZOi + Z02-I L2 -I Zo22Zoi]
where
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(165)
Zoi(t): measured impedance in the region of discontinuity when w2 is
followed by w1,
Zo2(t): measured impedance in the region of discontinuity when wi is
followed by w2,
Sty the difference of propagation delay between the step line Lwi_w2 and
the reference line L2,
Ste: the difference of propagation delay between the step line Lwi..wiand
the reference line L2.5. Results
5.1 Excess Model Parameters
70
The excess parameters of a right angle bend obtained by the method
presented in section 3.3 are compared with published results based on
electromagnetic computational results and the frequency domain
experimental data are shown in Figure 22.These excess capacitance and
inductance are normalized with respect to the substrate height for w/h ratios
of0.5, 1.0, and 2.0.Figure 23 shows the excess capacitance and excess
inductance data for chamfered right angle bends include the 45 degree
chamfer. Results for the excess capacitance and inductance of a typical step
discontinuity are obtained by maintaining the normalized width of the test
line at w/h2=0.5, and varying the width of the other strip across the
discontinuity according towi /h = 1, 1.5, and 2.Again, the time domain
measurements lead to results that are in a good agreement with theoretical
0.4 [23,36] values shown in Figure 24.
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Figure 22, The normalized excess parameters of right angle bends72
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Figure 24, The normalized excess parameters of a step discontinuity74
5.2 Lumped/Distributed Element Model of Bends
The results for the piecewise uniform transmission line model and
corresponding hybrid lumped distributed element model are presented here.
They refer to a typical microstrip-like interconnect having a right angle bend,
which is commonly seen in high speed digital circuits. The w/h ratio is equal
to 1 and the characteristic impedance of the interconnect is approximately
equal to 46.8 ohm. TDR measurements and distributed network extraction
technique presented in chapter 4 were used to extract the electrical
parameters of the line including the bend structure. In order to validate the
accurancy of the modeling procedure, measurement weremade with input
pulse having two different rise times of input pulses, Tr=28ps and Tr=800ps.
The nonuniform impedance profiles of the distributed transmission lines
model, which represents the bend discontinuity, were obtained and used as
net-list for SPICE-like simulator, as shown in Figure 25. Finally, MWSPICE is
employed to analyze the transient response of the synthesized circuit model.
290
5 10 15 20 25 30 35
nominee length
Figure 25, Impedance profiles with different rise times (-) tr=28ps(o) tr=800ps75
Comparison of signal reflections for the case of Tr=28ps, obtainedfrom
TDR measurements and computer simulation ofboth distributed and hybrid
models are shown in Figure 26.The agreement between measured and
simulated response is excellent.
Measurement and simulation for the discontinuity
0
I I
10 20 30 40
Normalized time step (*80ps)
measurement
o model (I)
(distributed model)
---*--model (II)
(hybrid model)
Figure 26, The reflected voltage due to the bend discontinuity(w/h=1)76
5.3 Distributed Element Model of the T junction
The T junction is of practical importance, and often occurs in the
microwave hybrid and monolithic integrated circuits. The equivalent circuit
model in the frequency domain for the T junction for symmetrical three port
based on measurements was proposed by Stinehelfer [ 28 ]. A microstrip T'
junction, and its equivalent circuit model are shown in Figure 27 .T
equivalent circuit consisting of nonuniform transmission lines as shown in.
Figure 28-(a) may be more suitable for time domain simulation as compared.
to the model based on the experimental techniques in the frequency domain
[11,28,29 ] or electromagnetic computational techniques [10,30,31] .wl
) w2
Zo2
T junction
Leg2 Zo2
77
0
(b)
Cex
Figure 27, A schematic of the T junction and its excess parameter model
0
The time domain reflection measurement was performed to observe
the reflections due to the T junction.The test fixture of the microstrip 1'
junction is made on the STYCAST substrate. The w/h ratio for the main line
is 2,and the w/h ratio for the stub line is 0.5. The characteristic impedances
are approximately equal to 29.5 ohm and 58.8 ohm for the main line and the78
stub arm, respectively. The measured waveform for voltage vs time is shown
in Figure 29.Again, the reflected waveform exhibits the distributed nature of
the discontinuity.By applying the distributed network synthesis method, an
equivalent circuit model of the discontinuity for the T junction as shown in
Figure 28 is obtained. These two distributed sections having the same
nonuniform impedance profile are used to connect the main line and the
stub arm, and account for discontinuity region of the T junction. The results
of simulation and measurement in the time domain are also shown in.
Figure 29.
0
Discontinuity model
( Nonuniform tnmsmission
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Zol
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Figure 28-(a), The equivalent circuit of the T junction with discontinuity
model used for time domain simulation
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Figure 28-(b) Nouniform impedance profile of discontinuitymodel
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Figure 29, The reflected voltage due to T junction
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5.4 Lumped Model of Vias and the Pad
The test fixture of a via connected with two lines is shown in Figure 30.
The bottom line is a microstrip made on the STYCAST substrate, and the
upper line is surrounded in the air medium.
Z 02
ground plane
Figure 30, A test fixture for characterizing vias
The results of time domain reflection measurements are shown as the
following lists,
(1) input source : the amplitude VA = 1volt
andthe rise timetr = 480ps,
(2) line impedance: lower lineZo = 43.5 ohm
andupper lineZol = 101.5 ohm,
(3) reflection coefficients : inductive discontinuity FL = 0.66
andimpedance mismatchFO = 0.4.81
The value of the excess inductance is found 34.6 nH from he computer
algorithm as presented in the section 4.3.1. This result agrees with the Spice
simulated result as shown in Figure 31.
1.085p
915mp
65.64ns 500ps/div 70.64ns
Figure 31, Measured and simulated reflection voltage due to vias82
The following exampledeals with modellingacapacitive
discontinuity. Two uniform transmission lines connected by a pad are shown
in Figure 5. The test pattern is made on the substrate called FR4( epoxy glass )
which the dielectric constant er = 4.7 and substrate hight h = 0.05inch. The
w/h ratios of the uniform transmission line and the pad are1.8 and 3,
respectively. The length of the pad is about 0.12 inch.The waveform
measured by TDR corresponds to an input source voltageof 1 V with a rise
time of 120ps. The line impedance is 50.3 ohms,which together with the
measured reflection coefficient of pc = 0.034 for the discontinuityleads to the
pad capacitance of 0.16pf. Again, the simulated results based onthe above
value of pad capacitance are in good agreement withthe measured data as
shown in Figure 32.
913mo
72.78ns 100ps/dtv
Reflection voltage measurement and simulation
top windowinput source (IT = 120ps)
bottom windowmeasured waveform
-- simulation
Figure 32, Measured and simulated reflection voltage due to pads
73.78ns83
6. Conclusion and Suggestion for the Future Work
This study explored some important modeling and simulation aspects
of interconnect discontinuities for high speed digital and microwave
applications. A time domain technique for the experimental characterization
of the interconnect discontinuities has been presented.Techniques for
extracting distributed, hybrid and lumped element models based on the
inverse scattering algorithm for constructing nonuniform impedance profile
from the TDR data have been formulated. A new algorithm based on the
transfer scattering matrix method has been developed to extract the
nonuniform impedance profile.The synthesized nonuniform impedance
profile is then used for the time domain characterization of the interconnects
in terms of equivalent circuit models. A procedure for extracting the excess
inductance and capacitance associated with arbitrary two port discontinuities
has been presented in this thesis.The accuracy of the algorithms and the
validity of the models has been evaluated by comparing the SPICE simulation
results with measured TDR data.
Some examples concerning the interconnect discontinuities with
improved geometry for high speed clock lines have been discussed in the
appendix. It is seen that the reflection voltage can be reduced by chamfering a
proper area in the discontinuity region.The measurement techniques
outlined here can be used to study of a wide variety of interconnect structures
and discontinuities.
This study represents a first step towards the development of a
complete automated procedure for modeling arbitrary discontinuities from84
time domain measurements. The next phase of the work deals with the
formulation of the procedure for identifying the model topology and
extraction of parameters for models that are most compatible with time
domain simulation. Losses due to the medium as well as radiation lead to
pulse degradation and should be included in the model together with
proximity effects which in general result in crosstalk between interconnects.
Techniques to model those losses and proximity effects based on
multichannel TDR/T measurements will constitute a significant contribution
in this field, and are scheduled to be formulated in the next phase of this
research program.85
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A.1 The Transfer Scattering Matrix
The scattering parameter of a two port network can be expressed by,
bl = S11* al + S12 * a2
andb2 = S21 * al + S22 * a2.
After rearranging above equations, wewill
(S11) *b2
1
have
-Det I S I
-S22
Sll
1
(a.1)
(a.2)
(a.3)
(a.4)
(a.5)
b 1 =
1 1
(-S22)a2 b2 andalS21
Tii T12
where the matrix [ T =[121 T22 S21
is called the transfer scattering matrix of the two port network.
We note that if the network is lossless network, it must satisfy the following
condition,
S11(s) S22(s*) + S12(s) S21(s*) = 1 (a.6)
and S11(s) S12(s*) + S21(s) S22(s*) = 0. (a.7)
For a reciprocal network, it also have the following properties,
S11(s) = S22(s) (a.8)
and S12(s) = S21(s). (a.9)Since
such that
T11(s) = S21(s)
-S11(s*) S12(s)
S22(s) S12(s*)
-Det1S11(s) S22(s) - S12(s) S21(s) I
-Det1S11(s)
-S11(s*) S12(s)
S12(s) S21(s) I S12(s*)
S21(s)
[
-Detl -(1S11(s)12) S21(s) - (1S12(s)12) S21(s)
/ S21(s) S21(s*)
1
S21(s*)T22(s*).
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(a.10)
(a.11)
Also from the properties of the scattering matrix for a reciprocal, lossless
network, we have
S11(s)- S22(s*)
S21(s)S12(s*) '
then the transfer scattering matrix must satisfy the property as given by,
T12(s) = T21(s*). (a.13)
So we have derived the following properties used for synthesizing a cascaded
uniform transmission line as,
(a.12)
T11(s) = T22(s*) (a.14)
andT12(s) = T21(s*). (a.15)91
A.2 Scattering Parameter : Inductive Discontinuity
b1 1
From the definition, S11 =-1- 1a2=0 (a.16)
b2
and S22 =
Ial=0. (a.17)
we can write
Zin1 - Zo
S11 (a.18) Zin1 + Zo '
Zing - Zo1
and in a similar way (a.19) S22Zin2 + Zo1
In the case of inductive discontinuity, we have
Zinl = SL + Zol, (a.20)
andZin2 = SL + Zo. (a.21)
Next, we consider the definition of S21 and S12 as
b2
al S21 =I a2=0
bl
andS12 =a2I a1 =0.
(a.22)
(a.23)
If we connect a voltage source Vg1 with source impedance Zo and port 2
terminated in Zo1, then we can express S21 as
Vg1Zo1 S21 = '
2 V2 \I Zo
where V2 is the voltage across at the port 2.
Since
Zol
V2 = Vg1SL + Zo + Zo1 '
(a.24)
(a.25)then we have
2 -4Zo Zol
S21SL + Zo + Zol
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(a.26)
In a similar fashion, we find that when port 1 is terminated in Zo, and when
a voltage source Vg2 with source impedance Zo1 is connected to port 2, then
2 V1Zo1
S12 =Vg2V Zo '
(a.27)
where V1 is the voltage across port 1.
From above derivation, we have the scattering parameter used for analyzing
the inductive discontinuity as given by,
(sL + Zo1) Zo
S11(sL + Zo1) + Zo'
(sL + Zo) Zo1
S22 =(sL + Zo ) + Zol'
2 'Zoi Zo
S21sL + Zo + Zol'
2 -\/Zol Zo
andS12 =sL + Zo + Zo1
(a.28)
(a.29)
(a.30)
(a.31)A.3 Evaluate The Reflection Voltage Due To A Inductive
Discontinuity
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From the equation (143), the reflection voltage can be formulated in s
domain as given by,
Vr(s) =
Zo1- ZO
( VA S + L le-S2T) ( 1 e-s2Tpd
T s2 'Zo1 + Zo ' s+ L
Zo1 ZO
VA _
S + L
T s2
Zo1 - ZO
Zo1 + Zo T s4 Zol + Zo
) e-s2TpdVA 5 + L ) e-s2(Tpd +T)
s+ L
(s+ L
2Zo L
VA 2Zo L Zo1 - ZO (Zo1+Zo)21 ,,-s2Tpd
T[(Zo 1 +z0)2 s(zoi+zo) s2 zoi+zi
s + (L )
2Zo L
VA 2Zo L Zo1 ZO (Zo1+Zo)21 ,,-s2(Tpd + T) (a.32)
T(Zo 1+Zo)2 s + (Zo1+Zo) s2 Zo1+Zo'
s + ( )
By applying the inverse Laplace transform, the reflection voltage is obtained
as
1 2NL,
Vr(t) = [ (r1- )+ ro(t
- 2
T
Tpd
)(1.--2Nt,) e-T w
(t - 2Tpd)
] VA u(t - 2Tpd)
2NL t - 2Tpd - T29[, 1(t - 2Tpd - T)
-lc+1)+F°( T)-(ri)e TNI-' ] VA U(t 2Tpd - T)
(a.33)where we define the impedance ratio is
Zol
r=Zo'
the reflection coefficient for the impedance mismatch is
FO-r +1 '
r -1
and the normalized inductance is defined as given by,
L
94ZoT(r+ 1)
94
(a.34)
(a.35)
(a.36)A.4 Evaluate The Reflection Voltage Due To A
Capacitive Discontinuity
From the network as shown in Figure 16, we can write
S11 -(SC // Zo1) + Zo
(SC // Zo1) Zo
SC Zo1
SC + Zo1Z°
SC Zo1
Sc + Zo1+ Zo
SC Zo1 SC Zo Zo Zo1
SC Zol + SC Zo + Zo Zo1
Zo1 - ZO Yol - Yo
sC Zo Zol s+C
(Zo1 + Zo) (Yo1 + Yo )
s+C Zol Zo s+ C
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(a.37)
According to equation (141), the total reflection function of such a network
can be expressed as
Yo1 Yo
T12(s)
s +C
r(s)
T22(s) (Yo1 + Yo) s+
e-s2Tpd . (a.38)
Comparing this equation with equation (142), we can obtain the reflection
function analogized to equation (146) as given by
2Nc t -
Vr(t) =[ (ct7f )+ Po (
2 N
T
Tpd
)(+T2qc) e-
1
(t - 2T pd)
T Nc J VA u(t - 2Tpd)
29 c t - 2Tpd - T 2Nc-
1
(t - 2Tpd - T)
+ [ (q + 1 )-1- Po ( T )( ---+Tq )eT Nc ] VA U(t 2Tpd - T)
(a.39)96
A.5 The Bend Analysis For Single High Speed Clock Net
When a pulse propagates along a microstrip line having abend, a
signal of amplitude no greater than the original input signalwill be reflected
back and is degraded, due to the interactions with a bend, will arrive atthe
loading end. In the case of high speed clock net, or a critical net,the signal
reflections and attenuations must be minimized, and the effects ofthe
interconnects need to be reduced by optimizing the layout geometry.
Reflection (Vref) and transmission noise (Vn)
300
200
100 -
0-- Vref (mv)
Vn (mv)
1000 2000
tr(ps)
3000
Figure 33, Reflection and transmission noise due to the bend discontinuity
In Figure 33 , the maximum reflection and signal attenuationdue to
the discontinuity of the bend with the circuit schematic as shownin Figure
34, are simulated in the time domain by using MWSPICE.97
Figure 34, A bend interconnect in high speed circuits
It can be used to describe and characterize the electrical performance of
a bend in high speed digital circuits. The following example deals with the
minimum reflection from a discontinuity obtained by chamfering the corner
of the bend.In Figure 35, the TDR measurement results are used to
determine the minimum reflection voltage of a bend with chamfered corner
found for the width to substrate height ratios of w/h = 2, 1.These results
show that minimum reflection voltages will be reached when the excess
characteristic impedance2ex' associated with the discontinuity is98
approximately equal to the characteristic impedance of the uniform
transmission line.By using simple circuit analysis which interconnects a
series excess inductance and a parallel excess capacitance with two semi-
infinite uniform transmission lines having the characteristic impedance 'Zo',
it is easy to verify this result by the following calculations and assumptions
\41
the excess characteristic impedanceZex =
Lex
(a.40)
Cex
1
the input impedance at point DD' is Zin (a.41) SCex// (SLex + Zo)
the reflection coefficient at point DD' is
Zex Zo S ( Lex Cex Zo
2
)S2Lex Cex Zo
2
Fdd'
Zex + ZoS ( Lex + Cex Zo
2
) +S2Lex Cex Zo
2
+ 2 Zo
1
if w
2
<< 2
Zo Lex Cex
2Lex 2
ZOCex' Lex
then for minimum reflection
(a.42)
(a.43)
It is noted that the excess characteristic impedance approaches the desired
values of ' Zo 'when the length of chamfer ' we 'is approximately equal to
1.8w1.82w.Figure 35,
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Maximum reflection voltage vs the excess impedance
1 1 1 1
0 102030405060708090100
Zex
Maximum reflected voltage vs the excess impedance of thebend
discontinuity
( The uniform line impedance for w/h=2 is 32 ohms,
for w/h=1 is 47 ohms )1 00
A.6Application of T junction in Multiple High Speed Clock
Distribution
The conventional means of wiring a regular clocking net where all the
loads are tapped on the signal line would adversely affectthe electrical
performance of high speed digital systems. The clock skew increased due to
the variation of the arrival time of the clock signal to each receiver, will
increase the machine cycle time and slow the rate of data processing [ 32 ].
Also there will be discontinuities of the transmission line associated with
parasitic capacitance loaded at the junctions of the line section which will
impair the pulse waveform. However, oneof major concerns in high speed
clocking system design is to minimize the clock skew and maintain the
fidelity of signal transmission.
A traditional way to eliminate the clock skew is to interconnect the
loads radially, with all lines having the same length, as shown in Figure 36.It
is interesting to observe the transient voltage in the time domain due to
multiple reflections of the interconnect mismatch. To simplify the analysis,
the equivalent circuits shown in Figure 37-(a) and (b) can be used to represent
the transient and dc circuits. The reflection lattice diagrams are a universal
tool for analyzingreflections on transmission line systems with an
impedance mismatch, as shown in Figure 38.101
Figure 36, A schematic of circuit layout having equallength interconnects
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E
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CL 1 FRI.
72,
(a) transient circuit
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(b) steady state circuit
Figure 37, Equivalent circuits of radial circuit layoutN
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V
Figure 38. Lattice diagram analysis for radial circuitlayout
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From the lattice diagram, the step response can bederived by the
following procedures. Denoting the driving end reflectioncoefficient by
Zo
(Rs//1\-11) Z°(2 -N) Rs Zo
Fs= Zo N Rs + Zo
(Rs//1\1-1)Zo
the loading end reflection coefficient is
ZL - Zo
FLZL + Zo'
(a.44)
(a.45)the initial incident voltage is
Zo
V = (NRs +Zo) E'
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(a.46)
the step amplitude is E,the loading end voltage at ith reflection is V(i),then
1thV(1) = (1 + FL) V, (a.47)
2nd V(2) = [ V FL Fs + V (FL + Fs) (N 1) ] = V FL Fs' (FL + 1), (a.48)
3rdV(3) = [ VFL2Fs' Fs + V(FL2 Fs'+FL2Fs' Fs) (N -1)] (FL +1)
= V FL
2
(Fs')
2(Ft + 1), (a.49)
nth V(n) = VFLI1-1 (Fs1)11-1(FL + 1) (a.50)
where
Fs' = Fs + (N -1) (1 + Fs), (a.51)
Further, the loading end voltage after complete nth reflection can be given by
Vn = V (1 + FL) u(tTpd) + V (1 + FL) FL Fs' u(t - 3Tpd) + +
VFL11-1 (FS')11-1(FL + 1) u(t - (2n -1) Tpd)
n-1
= V (1 + FL) (rL Fs')m u(t - (2m-1)Tpd)
m=0
and the sum of transient voltage is
Vn = V (1 + FL)
- FL Fs'
[1(rLrs1
(a.52)
(a.53)1 04
For a typical digital circuit, input impedance ZL » Zo,and
1
> 0 .
FL Fs'
In general, reflections between driver and receiver will reach a steady state
after approximate 10Tpd. Therefore, a linear equation
t = 2.33 n Tpd (a.54)
is used to construct the timing relation between the number of reflections at
the loading end and the propagation delay time of the interconnects. Then a
general equation can be derived to express the transient voltage due to the
interconnect discontinuities at the loading end.
Vn
V (1 + FL) V (1 + FL) 1
1FL Fs'1 FL Fs,e Tirs,
=
1FL Fs'1 - FL Fs'e 2.33Tpdn, Fs,
V (1 + FL) V (1 +FL) tLn(
1
)
t
vss-vss e t'
where steady state voltage
ZL
Vss =
V (1 + FL)
E
N
1 - FL Fs' ZL
N +
and time constant
t 1
Ln( )
FL Fs'
2.33Tpd
459
(a.56)
(a.57)105
By the square root theory for the rise time of cascaded structures, if a
clock signal having a nonzero rising time (tr)travels along this radial
transmission line, then the result of finite rise time at the loading end will be
given approximately by the following equation
Tr ='Jtr2+ (2.2'1)2 . (a.58)
For comparison, the data from the SPICE simulation is shown inFigure 39.
- Trns
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Figure 39, The rise time of pulse waveform due to radial circuit layout vs the
characteristic impedance of interconnects1 06
Equation(a.58) demonstrates that the rise time of pulse waveforms will
not only depend on the electrical characteristics of the digital device, but also
will be influenced by the loading effects and the characteristics of the
interconnects such as the characteristic impedance and the propagation delay.
Then, the increased rise time is treated as extra line delay in a timing analysis.
For high speed clocking circuits, it is essential for signal pulses to have a fast
rising/falling time in order to achieve a high repetition rate, and the circuit
delay should be short in order to reduce the machine cycle time. However,
even thoughthe radial interconnects can reach the requirement of
minimum clock skew, interconnect discontinuities can cause a significant
timing problem. Therefore, an approach which accounts for the additional
delay due to the interconnect discontinuities can improve on the rise time of
the high speed digital system.
As described above, interconnects need to be carefully designed in order
to minimize theclock skew and reduce signal reflections. An interconnect
structure based on the concept of impedance matching, shown in Figure 40,
can achieve this goal. To avoid reflections, the lines separate into two trees
with the characteristic impedance twice the impedance of each incoming
branch.Let each end point terminate with an impedance equal to the
characteristic impedance of the line, so that the reflection coefficient at every
branching point will approach zero ideally for the initial incident waveform
as
Zo(w2) = 2Zo(w1), (a.59)
Zo(w2)//Zo(w2) - Zo(w1)
then11) =1) =Zo(w2)//Zo(w2) + Zo(w1)0. (a.60)107
Equation(4) can be used to calculate the characteristic impedance
associated with packaging parameters . A quick equation can be derived from
a simple formulas for impedance calculations,and is used to select the width
of transmission line at each branching level for typical packaging structures,
as shown in Figure 41 as given by,
Kaupp's Equation [33] :
87 5.98h
Zo = I n(0.8Wi+t)'
N Er + 1.41
,then by taking
SZo
a
SW
, aparametric equation is given by
t'
(a.61)
Wi+1 = Wi - (Wi + 1.25 t) Ln(0.8wi
5.98h
t) (a.62)
2 Zo
Figure 40, A circuit schematic for high speed clock distributionZo
W1
2 Zo
2 Zo
N
7
Figure 41, Interconnects for clock distribution
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A test fixture for obtaining the optimizing geometrywith chamfer was
made on the STYCAST substrate for the case ofW1 = 1" and W2 = 0.5" , with
resulant characteristic impedance Zwi= 30 ohm,and Zw2 = 60 ohm. Figure
42 show the waveforms measured by TDRwith differerit chamfered
geometry. For this case,it is seen that the reflection caused by the
discontinuity of interconnects, the branching pointwith the V type chamfer
can minimize reflections,and thus improve upon the traditional design
approach. It is noted that the optimizing length' Wb 'with a V type
chamfered branch point is approximately3.5-4 W2. For the above case,
similar empirical expressions for the chamfers need to becalculated for other
media and impedance.( 3 )
( 4 )
45
%
109
wo
( 2 )
c.254
-4e7..
68.45ns 225ps/Siv
Figure 42, Reflection voltage measured by TDR for the T junction with
different chamfered structure
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